VHDL Coding and Logic Synthesis with Synopsys
| LEADER | cam a22 2 b4500 | ||
|---|---|---|---|
| 001 | 528956914 | ||
| 003 | CHVBK | ||
| 005 | 20200927092820.0 | ||
| 006 | m d | ||
| 007 | cr |n |||||||| | ||
| 008 | 000419e20000724moua s|||| 0 2|eng|d | ||
| 010 | |a 00103964 | ||
| 020 | |a 978-0-12-440651-3 | ||
| 020 | |a 0-12-440651-3 (Trade Cloth) : USD 89.95 Retail Price (Publisher) | ||
| 024 | 3 | |a 9780124406513 | |
| 035 | |a (SERSOL)ssj0000267232 | ||
| 035 | |a (WaSeSS)ssj0000267232 | ||
| 040 | |a BIP US |d WaSeSS | ||
| 050 | 0 | |a TK7885.7.L444 2000 | |
| 082 | 0 | 0 | |a 621.39/2 |2 21 |
| 100 | 1 | |a Lee |D Weng F. |e Author | |
| 245 | 1 | 0 | |a VHDL Coding and Logic Synthesis with Synopsys |h [Elektronische Daten] |
| 260 | |a San Diego |b Elsevier Science & Technology Books |c July 2000 | ||
| 300 | |a 1 online resource (392 p.) |b ill | ||
| 506 | |a Lizenzbedingungen können den Zugang einschränken. License restrictions may limit access. | ||
| 520 | 8 | |a Annotation |b "This is highly practical book for students, engineers, and anyone wishing to learn how to write synthesizable VHDL code and synthesis using Synopsys."--BOOK JACKET.Title Summary field provided by Blackwell North America, Inc. All Rights Reserved | |
| 521 | |a Scholarly & Professional |b Elsevier Science & Technology Books | ||
| 690 | 4 | |B u |a Vhdl (Computer Hardware Description Language) | |
| 690 | 4 | |B u |a Logic Programming | |
| 856 | 4 | 0 | |u https://www.sciencedirect.com/science/book/9780124406513 |z Uni Bern: Volltext |
| 898 | |a BK020053 |b XK020053 |c XK020000 | ||
| 909 | 4 | |f ScienceDirect eBooks | |
| 909 | 4 | |a E-Books von 360MarcUpdates | |
| 949 | |B IDSBB |F B405 |b B405 |c 405VT |x NELB4051809 | ||
| 950 | |B IDSBB |P 100 |E 1- |a Lee |D Weng F. |e Author | ||
| 950 | |B IDSBB |P 856 |E 40 |u https://www.sciencedirect.com/science/book/9780124406513 |z Uni Bern: Volltext | ||
| 986 | |a SWISSBIB |b 154759112 | ||